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Register allocation by coloring an interference graph is a common technique. We introduce the 
weighted interference graph (WIG) which improves upon previous approaches in the following 
ways: (i) the cost of a coloring accurately models the cost of the register assignment, (ii) 
arbitrary register spills are handled naturally, as the coloring implicitly determines when and 
what registers to spill, and (iii) the allocation granularity is freely scalable from an instruction 
level to  a per variable level. In particular, at any granularity, a WIG models the degree of 
interference between two vertices, which improves upon the traditional interference graph. 
The weights in a WIG incorporate usage counts to  reflect the relative cost for spilling a quantity. 
We model the savings from keeping a variable in a register via negative edge weights. Our 
method is ideal when near-optimal register allocation is desired and spill code is unavoidable, 
such as for large frequently-executed basic blocks, as might be produced by inlining and loop 
unrolling. We show that a WIG gives better allocations than a traditional interference graph 
when it matters most, namely when there are not enough registers. 
1 Introduction 
Register allocation is perhaps the single most important compiler optimization [HP90]. Many current com- 
pilers use graph coloring to do register allocation. Despite the existence of reasonably good allocation 
algorithms, the need for improved algorithms persists. For example, global register allocation, procedure 
inlining, and loop unrolling all yield large interference graphs in which spilling may be unavoidable, a worst 
case scenario for many previous coloring algorithms. 
Register allocation maps variables to physical registers so that memory references are minimized, subject 
to  constraints of register availability. Unfortunately, the optimal register allocation problem RA is an NP- 
complete problem. Chaitin et al. [Cha82] popularized the idea of transforming register allocation into graph 
coloring, which is also NP-complete. 
The graph coloring decision problem GC asks "Given an undirected unweighted graph G, is i t  possible 
to  color the vertices of G using 5 k colors such that no edge connects two vertices of the same color?" In 
register allocation, each vertex of the interference graph G represents definitions and uses of a variable. A 
color represents a physical register. Two vertices u and v in G have an edge if their corresponding variables 
are live simultaneously, because if both u and v are assigned to the same register, they will "interfere" with 
each other. A spill occurs when a variable must be moved between memory and registers. 
In this paper, we question whether coloring an unweighted interference graph (UIG) is a good model for 
register allocation. Instead, we recommend the use of a weighted interference graph (WIG) that has both 
edge and vertex weights. A WIG vertex represents an arbitrary subset of the sites (uses and definitions) of 
a variable. All weights are scaled by the frequency of execution. A negative weight represents the relative 
savings of keeping a variable in a register versus memory. 
Our WIG can be arbitrarily scaled for different allocation granularities, trading off coloring time for 
allocation quality. At the coursest extreme, a vertex represents all occurrences of a variable (e.g. the entire 
live range); a t  the other extreme, each vertex represents an operand (register or memory address) in a 
machine instruction. An uncolored vertex resides in memory. An edge exists between vertices v, and v, if 
(1) z is live a t  v, and (ii) v, is the next site of y after v,. 
The weights are defined as follows. 
Vertex weight of v: w(v) = the savings in keeping v in a register rather than memory, which would 
require a load or a store operation. 
Edge weights: 
- If vertices v, and v, represent different variables, z and y, the w(v,, v,) = is the cost to store v, 
and to load v, from memory. 
- If v, and v: represent the same variable, w(v,, v:) = the savings of not having to reload v:. 
Positive edges include spill and load costs, but negative edges only include load costs. The edge-weight 
asymmetry and the vertex weights are necessary to model both register and memory operands. We shall 
prove coloring a WIG is an accurate model for the actual memory access costs of the corresponding register 
assignment, which is not true in UIGs. 
In Section 3 we review previous work register allocation via graph coloring. In Section 3 we define the 
weighted interference graph. In Section 4 we prove a WIG is accurate in modelling the register allocation. 
In Section 5 we discuss scaling the granularity of the interference graph. Finally, in Section 6 we give 
preliminary results on coloring WIGS versus UIGs. 
2 Previous Work 
Despite the large number of allocation by graph coloring algorithms [BGG+89] [BCKT89] [CH90] [GSS89] 
[LH86] [CK91], most algorithms can be loosely categorized via the three characteristics: granularity, ranking, 
and spill hueristic. 
The allocation granularity is the code granularity at which registers are assigned. Finer granularities 
potentially offer better allocations, but result in larger interference graphs requiring more compile time and 
space. Chaitin et al. [Cha82] and Briggs [BCKT89] use per-variable, the coursest granularity, where a vertex 
represents the entire lifetime of a temporary variable. A variable assigned to a register will always be in that 
register, and a spilled quantity is always in memory. Chow and Hennessey [CH90] do the same, but their 
lifetimes are sets of basic blocks called a "live-range". These algorithms have the advantage of relatively 
small graphs. Gupta et al. [GSS89] use clique separators to further decompose an interference graph into a 
series of smaller subgraphs. 
As an example, Figure 1 shows a code fragment, in which rectangles represent basic blocks and arcs 
represent possible control flow paths. We have also labelled each control flow arc with a relative usage count, 
which will be used in later examples. The figure shows we will execute basic block B-2 20 times - once up 
entry and then 19 more times from the loop. Similarly, B-3 will execute five times. The usage counts can 
be either estimated or from profile information. 
Figure 1: An example flow graph. 
Figure 2 shows the interference graph for the code in Figure 1 using live-ranges as the granularity. Variable 
g is global and hence interferes with all other variables. There are edges between a and c because both are 
live a t  the exit of block B-1; similarly, the edges (b, a) and (b,c) are due to block B-2. 
Figure 2: An interference graph based on live-ranges. 
Callahan and Koblenz [CK91] use a tree of increasingly coarse granularities as the algorithm traverses 
from the leaves (inner loops) to the root (entire program). By allocating inner loops a t  fine granularity, this 
approach has the advantage of being "sensitive to  local usage patterns while retaining a global perspective." 
We define per-instruction granularity as the finest granularity possible, in which register assignments 
can change and spills can occur at any machine instruction. In theory, this granularity allows for the best 
possible allocation, in practice, a per-instruction interference graph for an entire program is simply too large. 
Previous coloring algorithms could not do per-instruction allocation, because there was no way to indicate 
a frequently used variable should stay in a register. 
Ranking is how the coloring algorithm orders the vertices for coloring. Let C,, be the estimated cost 
of not coloring a vertex, including all spill costs. Previous algorithms have used C,, in some way. For 
example, Chow and Hennessey [CH90] rank each vertex using ( C,,,/ size-of-live-range) as an estimate for 
the average savings gained by assigning that vertex to  a register. Chaitin [Chat321 and Briggs [BCKT89] 
rank vertices via ( C,,,/vertex-degree) so that vertices likely to interfere with many others are colored last. 
Bernstein et al. [BGG+89] pick the best coloring after trying several ranking methods of the form ( C,,,/ 
fn(area,degree) ), where the area of a vertex is an estimate of how much interference a vertex causes with 
emphasis given t o  nested loops and congested regions. 
At some stage if the interference graph becomes uncolorable, traditional coloring algorithms use a spill 
heuristic t o  proceed further. The spill heuristic simplifies the graph, either by removing vertices [Cha82] 
[BCKT89] or by splitting a vertex into two vertices of lower degree [CH90]. Frequently the spilling heuristic 
and ranking are closely related. Most of the previously mentioned algorithms first disassemble the graph 
using the spill heuristic t o  repeatedly remove the lowest ranking vertex. Then the algorithm reconstructs 
the graph in the reverse order of the break-up, coloring vertices as they are added back. 
One drawback of using traditional graph coloring is that it is a yes-no decision problem - if the graph 
is colorable then "success" otherwise "failure". A spill heuristics will be required sooner or later. However, 
register allocation is not a yes-no decision problem but an optimization problem. All register assignments 
have an associated run-time cost. Thus, it makes sense t o  model RA as an optimization problem. Also, from 
a theoretical standpoint, NP-complete decision problems do not have good approximate solutions, but NP- 
complete optimization problems frequently have good practical solutions, e.g. bin packing and the travelling 
salesman problem [Baa881 [PS82]. 
Our philosophy is similar t o  that of Proebsting and Fischer [PF92] in that we wish to  avoid ad hoc 
spill heuristics, and we model the instruction-level interference between variables. However, their approach 
differs from ours because they do not do graph coloring but use a probablistic approach t o  determine register 
assignments. 
3 The weighted interference graph 
3.1 Definitions and assumptions 
For the remander of this paper, we use the following terminology. M is the underlying machine. R is the 
set of registers of M; there are IRI or k registers. Individual registem are denoted Ri. The run-time cost 
Tmem of a register assignment is the additional execution time for loads and stores for both (i) spills or (ii) 
accessing variables stored in memory. Tmem does not include the time to perform calculations. Tme, = 0 for 
a "perfect" allocation with unlimited registers. Program variables are denoted by z, y,  or z .  
A weighted interference graph G = (V, E )  is a undirected vertex and edge weighted graph with n vertices 
and m edges. V is the vertex set; E is the edge set. Vertices are denoted by u or v, and may have subscripts. 
We implicitly assume u appears before v in the control flow graph. Each vertex v has a w(v); each edge 
(u, v) has a weight denoted w(u, v). Vertex and edge weights are real numbers. A coloring of G ,  Color(G), 
assigns a color t o  each vertex; Color(v) denotes the color assigned to vertex v. 
The cost of an edge (u,  v) in a particular coloring Color(G) is (i) the weight of the edge if u and v are 
the same color or ( i i )  zero if u and v are different colors; this cost is denoted Cost((u, v), Color(G)) or 
Cost(u, v) if the coloring is understood from context. An edge connecting same-colored vertices is active. 
Note if w(u, v) < 0, we are rewarded not penalized for coloring u and v the same color. The cost of a vertex 
v is w(v) if the vertex is colored. The  total cost of a coloring, IIColor(G)II, is the sum of all vertex and edge 
costs = Cy Cost(v) + CE Cost(u, v). A coloring contradicts an edge (u, v) if Cost(u, v) = max(w(u, v), 0). 
As in [CH90], the term variable represents any possible value that could reside in a register, including 
constants. Depending on when register allocation is done, variables can include intermediate results such as 
an address calculation of an array element. At some point in the flow graph, a value (or variable) is live1 if 
'The notion of liveness differs depending on whether values or variable names are used. Either definition can be used. In 
the examples from this paper, Liveness refers to a value. 
it has a future use with no intervening definition; a value (variable) is dead otherwise. A thread is an acyclic 
path through the flow graph. Usage(u, v) is the usage count for the thread connecting u and v. Usage(u, v) 
can be either estimated or from previous profile information. 
A si te  of variable z is either a definition or use of z .  We assume each vertex represents a set of sites 
for a single variable. At one extreme, in per-variable granularity, a WIG vertex represents all the sites for 
a variable; a t  the other extreme, in per-instruction granularity, each vertex represents a single site (i.e. a 
machine instruction operand). A site can be assigned to a t  most one vertex. Let var(v) denote the variable 
for v. Site v for variable z is a nezt-site after site u for variable y, if there is a thread from u to v with no 
intervening uses or definitions of z or y. This definition applies even when z and y are the same variable. 
In Figure 3, the next-sites are connected by solid lines; vl is not a next-site for u l ,  because u2 intervenes. 
(Throughout the rest of this paper, we will align the sites for a variable in a column.) Because of branches, 
a site may have many next-sites. Finally, the phrase "assigning v to a register R;" means assigning all sites 
represented by v to a. 
Variables 
X Y 
Figure 3: Edges showing the next-site relationship between variables z and y. 
3.2 No WIG is a perfect model 
Our goal is to have the cost of coloring a WIG accurately model the run-time costs Tm, of the corresponding 
register allocation. We use edge weights to  account for the cost to spill interfering vertices. We assume that 
the coloring algorithm is not awful, because with arbitrarily bad colorings, the WIG becomes a poor model. 
Claim 1 No weighted interference graph can be 100% accurate for ull colorings. 
Proof: We show that the presences of an edge is necessary for some colorings but erroneous for other 
colorings. Consider a thread with three vertices vl, v2, and v3, for three different variables, z ,  y and z as 
shown in Figure 4. Edges correctly accounting for interference are bold. Clearly edges (vl, v2) and (q, 03) 
are needed if v2 interferes with vl or v3, respectively. If Color(vl) = Color(v3) # Color(vz), then v l  and vs 
interfere which requires a third edge (vl, v3) for correctness. But if Color(vl) = Color(v3) = Color(v2), then 
the third edge gives an incorrect penalty, as the other two edges (vl , v2) and (v2, us) already account for the 
spill cost. 0 
an error 
v3 
Figure 4: No WIG can be correct for all colorings. 
3.3 Edges in the WIG 
We define edges in a WIG according to  the nezt-site edge rule: an edge (u, v) exists if (i) v is a next-site 
after u,  and (ii) u is live at v. This rule applies for both cases, var(u) = var(v) and var(u) # var(v). As an 
example, Figure 5 shows the WIG for the basic block B-2 from Figure 1 at per-instruction granularity. We 
have labelled the vertices for variable a, as a-1, a-2, a-3 and a-4. There is an edge (a-1,b) because b is 
the next-site (for variable b) after vertex a-1. There is an edge (a-1,a-2) because a-2 is the next-site (for 
a) after a-1. There is no edge (a-2,a-3) because the value a-2 is not live at a-3. The striped edges have 
negative weights. 
Figure 5: Example of edges in a WIG. 
The edge weight w(u, v) reflects the relative run-time cost if u and v were to  occupy the same register. 
Positive edges include spill and load costs, but negative edges only include load costs. 
If the machine M allows for memory operands (i.e. M is not load-store), we allow a vertex v to remain 
uncolored, which corresponds to leaving v in memory. An uncolored vertex v will not incur any edge costs, 
as it  does not conflict with other register assignments. To model the memory-access cost of an uncolored 
Condition 
var(u) # var(v) 
var(u) = var(v) 
Edge weight 
w(u, v) =Usage(u, v) * (cost to  spill u + load v) 
w(u, v) =-1 * Usage(u, v )  * (cost to load v from memory) 
vertex, the v e d e z  weight is the savings from keeping v in a register versus in memory. 
A vertex weight is always negative and is a differential cost. Thus, a vertex is rewarded for being in a 
register by w(v) if it is colored (with any color). It seems more natural to charge a vertex Iw(v)l if v is 
uncolored, but this scheme breaks down if vertices represent more than one site. 
The next-site edge rule keeps edges sparse, which in turn minimizes compiler storage requirements and 
speeds up coloring. Claim 1 shows that any definition of edges will introduce potential inaccuracies, but the 
next-site edge rule handles the common cases correctly. 
Consider the case where the next-site edge rule breaks down. Let var(u) = y and var(vl) = var(v2) = 2, 
where vl is a next site after u, and vz is a later site of 2. If u is live at v2, u and v2 could interfere, but our 
WIG does not have edge (u, v2). For example, in Figure 5, variable b is always live and could interfere with 
all the vertices of variable a, yet there is no (b,a-4) edge. Why? 
Condition 
v is a use 
v is a definition 
Claim 2 The nezt-site edge rule is rarely inaccurate and the inaccuracies are small for reasonable colorings. 
Proof See Appendix A. 
Vertex weight 
w(v) = -1 * Usage(v) * (time to load v - time to get v from a register) 
w(v) = -1 * Usage(v) * (time to store v - time to put v in a register) 
3.4 Modelling other factors 
We believe that by modifying vertex and edge weights we will be able to model other factors involved in 
register allocation. For example, the effect of rematerialization [BCT92] can be modelled by decreasing the 
vertex weight. 
4 Accuracy of edge costs 
The weighted graph coloring optimization problem (WGC) is "Given a weighted undirected graph G,  find a 
coloring of G using 5 k colors with the minimum cost." WGC is NP-complete. Let I(,in be the optimal 
cost of coloring G with an unlimited number of colors. For a WIG, I(,; is the cost of assigning each variable 
a separate color. Clearly, we are credited for all negative weight edges and are never penalized. I L i n i s  a 
constant for any G. We now prove that I IColor(G)II is proportional to Tmem. 
Theorem 1 Let T,,, = the actual run-time cost of a register assignment corresponding to  a coloring of G ,  
C o l o ( G ) .  Then JIColo(G)II - Kmin R Tmem. 
Proof See Appendix B. 
5 Granularity 
5.1 Instruction level allocation 
Figure 6 shows the instruction-level WIG for the flow diagram in Figure 1. The variable g is global and is 
live upon entry to block B-1, resulting in the fictitious def node for it. As before, negative weight edges are 
'A problem ll is NP-complete if (i) l is at least as hard as another NP-complete problem and (ii) ll E N P  via a succinct 
certificate [CLRSO, pg. 9271. WGC is clearly as hard as GC and for the corresponding decision problem, the coloring is a 
polynomial time verifiable certificate, showing WGC E N P .  
striped; positive weight edges are solid. Unspecified edge weights are +2 or -1, assuming the run-time cost 
for both loads and stores is 1. We have omitted the vertex for variable d in the figure. 
A 
Figure 6: The instruction-level WIG for Figure 1, with variable d omitted. 
5.2 Per-variable allocation 
We illustrate how to  construct vertex and edge weights when a vertex represents several sites. Figure 7 
shows the WIG at per-variable granularity for the code in Figure 1. Note that Figure 7 does not include 
site for global g before B-1. All sites for a variable are represented by a single vertex. The vertex and edge 
weights are simply the sum of the corresponding weights in the per instruction WIG. 
w(a) = c 4.1 and w(a, b) = C w(u, u). 
In our example, vertex c has weight w(c) = -25.0 = -21.0 (from vertex weights) -4.0 (from edges of 
the form (u,, u,)). In detail, the vertex weights for w(c) are -1 (B-1) -14 (B-2) -4 * 1.5 (B-3) = -21; the 
edge weights are -0.7 (B-1 to B-2) -0.3 (B-1 to  B-3) + 2 * -1.5 (internal B-3) = -4.0. Similarly, vertex a 
has weight w(a) = -87.7 = -58 (vertex weights) -29.70 (edges weights). Finally, the edge weight w(a, c) is 
the run-time cost of having a and c share the same register. We get w(a, c) = 60.6 = 4 (internal B-1) + 0.6 
(B-l(a) to  B-3(c)) + 56.0 (internal B-2). This WIG is the roughly same size as traditional UIG. 
Figure 7: The WIG at  per-variable granularity for Figure 1, with variable d omitted. 
A per-variable WIG models the interference versus benefit between two vertices much better than a UIG. 
For example, in Figure 7 assume we have two available colors and we use them on a and c. Should we color 
g? We note that is w(g) = -1.5 and w(a,g) = 0.6 (the cost t o  store a and load g on the B-1/B-3 thread). 
Thus, the WIG indicates that it is better to color g with Color(a) than to  leave g uncolored. Similarly, we 
are best off leaving b uncolored. 
5.3 Heirarchical allocation 
In a hierarchical approach, we make several passes over the code doing allocation on successively larger regions 
of code a t  increasingly rougher granularities. To merge the subregions together, we reconcile the subregions 
colorings via another coloring step. Our approach resembles that of Callahan and Koblenz [CK91], but we 
use WIGS to  pass information between hierarchies, whereas they use "tile summaries" 
We briefly outline how to combine subregions together. Let region r contain disjoint subregions r l ,  . . . , r,  
previously colored with kl, . . . ,k, colors, respectively. Let pi be an entry (or exit) point of subregion r i .  We 
form the graph G, as follows. The only vertices visible outside of ri are the k i  external colored vertices a t  
p i .  Initially, external vertices are uncolored in G,. The remaining live vertices a t  pi are local to  subregion 
ri and do not have edges in G,, as shown in Figure 8. Define edge weights between external vertices from 
different subregions as before. To match colors between the subregions, color G,. 
As an example, suppose k = 3 and we hierarchically color the code in Figure 1 using two passes. In pass 
1, we color each basic block individually; in pass 2 we combine the basic blocks. Assume after pass 1, B-1 
has assigned a to  a register a t  entry and assigns both a and c to registers a t  exit, namely Bl:(a)+(a,c). 
Similarly assume BP:(a,b)+(a,b), B3:(b,c)+(b,c), and B4:(b)+(b). Note in B-4, we have used only one 
register for b. On pass 2, the basic blocks form the subregions. B - 2 vertices a and b are external; B - 2 
vertices c and g are local and do not affect the graph. Coloring the resulting WIG determines which registers 
are maintained across basic blocks. 
5.4 Determining Spills 
There is no explicit step t o  handle spills, because the coloring itself contains all spill information. For 
example, if var(u,) = var(v,) and Color(u,) # Color(v,), then x must be spilled between u, and v,. We 
insert spill code to  store u along the cheapest thread between u and v. 
a b c g  
entry 
Figure 8: Weighted interference graph a t  the basic block hierarchy. 
6 Preliminary experimental results 
Our preliminary results give the following general observations. 
If there are enough or nearly enough registers, the use of a per-variable granularity WIG gives optimal 
or virtually optimal allocations. 
If there is a significant shortage of registers, coloring a instruction level WIG gives significantly better 
allocations than per-variable granularity graphs. 
Colorings from traditional interference graphs were good when there were enough registers, but rela- 
tively poor when there was a shortage of registers. 
6.1 Coloring Algorithms 
We colored the graphs with the following algorithms, assuming a load/store machine so that vertices could 
not remain uncolored. We use t L  = load cost = 1 and t s  = store cost = 1. The k colors were numbered 
0 ,1 , .  . . , k - 1. We denote the ith vertex as v;. In all the algorithms, vertices start uncolored. A prioritized 
coloring uses a metric p(v) to  order the vertices. We then color vertices in order from highest to  lowest p 
values. The best color for v is the color with the lowest cost given the current coloring using the specified 
metric. Thus, when coloring the vertices in a per-variable WIG in the order vl, vz, . . . , v, the best color is 
an unused color. The algorithms are listed in approximate order of effectiveness, from worst to best. The 
full paper motivates and describes the coloring algorithms and test cases in detail. 
Algorithm Description 
Vertexlum Color(vi) = i mod k .  (A poor algorithm for reference.) 
Vert Deg only Prioritized best coloring, using p(v)=degree of v. 1.e. color vertices with the 
highest degrees first, using the best color. 
Vert Ygt/( l+deg) Prioritized best coloring, using p(v)= w(v)/(l + deg(v)). 
Vert Ygt Prioritized best coloring, using p(v)= w(v). 
Greedy Edge Sort the positive edges by descending weight. Assign different colors to edge end- 
points, until all vertices have been colored. Do not recolor a vertex. (Attempts 
to  minimize the penalty of the costliest edges.) 
Greedy Vertex Color vl, v2, . . . , v, with the best color. using p(vi) = [w(vi) + C w(vi, u)] 
u 
Rand t x p A random coloring involving t trials of p passes. Each trial consists of randomly 
coloring the graph and then making p passes over the entire graph choosing the 
best color for each vertex. (Changes from a previous pass can affect later passes.) 
Choose the best coloring of the t trials. The coloring time is proportional to 
O(tp). (For large pt products, this algorithm is impractical, but we wanted a 
good reference algorithm. This randomized heuristic was used by Lin [Lin65] on 
the traveling salesman problem, which is also NP-compete.) 
The prioritized algorithms were meant to resemble traditional coloring strategies that do not have access 
to  edge weights. In contrast, we call Greedy Vertex and Rand t p edge-weight algorithms. Also, we expect 
the performance of all the above algorithms to improve as we refine them in the future 
6.2 Test cases 
We are currently limited to small test cases. As a simple, first attempt to measure the effect of not having 
enough registers, we colored our test cases using artificially small values of k .  For each algorithm, we 
colored a WIG and measured the fraction of memory accesses remaining. We created per-variable WIGS and 
per-instruction WIGS for two different tests. 
In test heap, we used the main subroutine, Heapifyo [AHU74] of heapsort, using profile data assuming 
z lo6 keys were to be sorted. In test randwig we used randomly built interference graphs. We created these 
graphs to mimic real WIGS, by first generating a random control flow graph and then by filling in the basic 
blocks with random definitions and uses. The randwig graphs include loops and if-then-else branching. 
There were 13 distinct variables and 46 vertices in the heap instruction-level WIG. Figure 9 shows that 
when coloring a per-variable WIG, the algorithms using edge-weights were significantly better than the 
other algorithms, especially when there was a shortage of registers. The algorithms using edge-weight data 
eliminated over 97% of the memory traffic with only 6 registers; the other algorithms required 8 or 9 colors 
for the same effectiveness. Using an instruction level WIG, 10 shows that edge-weight algorithms performed 
best when there was a severe shortage of registers (3 5 k _< 5). 
The randwig tests produced similar results the heap test, providing initial validation of this test method. 
In the randwig example in this paper, we generated an instruction-level WIG with 20 variables and 232 sitex 
over six large basic blocks, forming a difficult graph to color. The algorithms using edge-weight data again 
performed significantly better than the other algorithms, reducing memory usage to  z 15% a t  k = 14 and 
to  under 10% a t  k = 16, as shown in Figure 11. In contrast, even at k = 18, the algorithms not using edge- 
weight data still had significant memory usage. Figure 12 shows that we only get significant improvement 
coloring a t  the instruction-level when there is severe register shortage, namely k _< 10 in this case. For k = 8 
registers, we reduce memory usage to 40% versus 58% for the best per-variable coloring. 
VertexNurn 
B..... Vert Deg only 
fb 4 Vert WgV(l+deg) 
+ - -+ Vert Wgt only 
 Greedy Edge 
I.... .1 Greedy Vertex 
n-- Rand 4 x 3  
Q - - O  Rand 10x4  
W Rand 8 0 x 2  
*.---.* Rand 180 x 2 
Number of registers available 
Figure 9: Results from coloring the heap test case at  per-variable granularity. 
VertexNurn )...-. Vert Deg only 
fb 4 Ved WgV(l+deg) 
Q - - O  Rand 1 0 x 4  
M Rand 8 0 x 2  
*.----* Rand 180x2 
5 6 7 8 
Number of registers available 
Figure 10: Results from coloring the heap test case a t  the machine instruction level 
6.3 Implementation details 
Because an instruction-level WIG becomes large quite quickly, we anticipate that this granularity will only 
be used for frequently executed basic blocks or procedures. Combine colorings vie the hierarchical approach 
outlined in Section 5. However, for most of the program, we suggest coloring an  entire procedure using 
VerlexNum )--... Verl Deg only 
A- 4 verl WgV(1 +deg) 
+ - -+ Verl Wgt only 
 Greedy Edge 
I.- . .-# GreedyVerlex 
x---* Rand 4 x 3  
@--a Rand 10x4 
M Rand 8 0 x 2  
*.-...* Rand 180x2 
Number of registers available 
Figure 11: Results from coloring a 20 var, 232 vertex randwig graph at per-variable granularity. 
Number of regislers available 
Figure 12: Results from coloring 20 var, 232 vertex randwig graph at the machine instruction level. 
per-variable granularity. For best results, coloring the WIG should take place after optimizations which 
induce code expansion, such as inlining and loop unrolling. 
7 Conclusion 
We have described the use of a weighted interference graph (WIG) for register allocation. The WIG general- 
izes and improves upon previous graph-coloring based approaches because it allows an scalable granularity of 
coloring, it naturally handles arbitrary spill/load decisions, and it accurately models the underlying problem. 
Edge weights in a WIG indicate the precise degree of interference between two vertices. We have proven 
that coloring a WIG mirrors the run time cost of the corresponding register allocation under a wide variety 
of circumstances. 
A per-variable WIG is the same size as a traditional UIG, but the WIG yields better register allocations 
than a UIG. The difference is most apparent when there are not enough registers. We have shown coloring 
an instruction-level WIG is ideally suited for collections of large, frequently-executed basic blocks when there 
is a serious register shortage. 
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A Proof of Claim 2 
Claim 2 The nezt-site edge rule is rarely inaccurate and the inaccuracies are small  for  reasonable colorings. 
Proof: Define u ,  vl and v2 as before. Figure 13 illustrates the three cases t o  consider. We show that 
defining an "extra edge" (u, v2) is wrong more often than not. Negative weight edges are striped. For 
concreteness, in Figure 5 u = b, vl = a-2, and v2 = a-4. 
u 
does not v2 
matter necessary 
wrong 
( common) (rare) 
Case 1 Case 2 Case 3 
Figure 13: Justification for the next-site rule for edges, proving that edge (u, v2) should not be present. 
Case 1. Most allocations are fairly good so that variables need not be spilled. In this case, variables z 
and y do not interfere and so that edge (u, v2) has no effect. 
Case 2. Variables z and y conflict so that the extra edge (u, v2) increases the cost of the coloring 
incorrectly. The two edges (u, vl) and (vl, v2) account for all the run-time spill costs. This case occurs 
when variable y is spilled and replaced by variable z, which then remains in that register. 
Case 3. The extra edge is necessary in the unlikely case that z a t  v, is spilled and then reloaded with 
Color(u). For this case t o  occur, both edges (vl, v2) and (u, v2) must be relatively unimportant, as the 
coloring contradicts edges (u, vz) and (vl, 212). Thus, we assume the error introduced from the absence 
of the extra edge is not likely to be significant. 0 
B Proof of Theorem 1 
Theorem 1 Let Tmem = the actual run-time cost of a register assignment corresponding to a coloring of 
G, Color(G). Then IIColor(G)II - Kmin x Tmem. 
Proof: We show that IIColor(G)JJ - Kmin x Tmem under all coloring combinations. In a perfect coloring, 
by definition, I IColor(G) I I = Kmin, so that I JColor(G)I I - Kmin = 0 = Tmem . Thus, we only need to examine 
the cases when a run-time memory-access cost is incurred between vertices u and v. 
There are ten cases which fall under two main categories depending on whether var(u) equals var(v). We 
sketch details for these cases a t  per-instruction level granularity. At other granularities the same arguments 
apply. In each category, the five cases are (a) Color(u) = Color(v), (b) Color(u) # Color(v), (c) only v is 
uncolored, (d) only u uncolored, and (e) both u and v are uncolored. Cases (a) and (b) are the common 
ones, and hence the most important to handle correctly. Let tL and ts be the run-time load and store 
costs, respectively. The term tL \ s  represents either a load or store depending on whether the vertex u is a 
definition or use, respectively. (Vertex v must be a use, as were v a definition, there would be no edge (u, v) 
as u would be dead a t  v.) 
Category I. Here, var(u) # var(v), and the edge weight w(u, v) includes the cost t o  spill u and load v. In 
all five cases, we find that the WIG models the runtime cost perfectly 
Category 11. If var(u) = var(v), then w(u, v) only includes the cost t o  load v from memory, ignoring the 
cost to  store u. (Our definition is required in order to  handle case (b) correctly.) Grinding through the 
details, we find errors in case (b), (c) and (e) as shown in the table below. The error in (c) is the difference 
t~ -ts which is likely to  be small. The error in (e) is an extra tL in the coloring cost. However, the fact that 
neither u or v was colored in case (e) probably means that u and v were relatively unimportant vertices, 
hence the error is not likely to  be significant. 
( t )  Case (b) is tricky because we need to consider a third vertex v' to  explain why Color(u) # Color(v). 
Let var(u) = var(v) = z. Assuming a reasonably good coloring, case (b) means that z was spilled between 
u and v, due to  high demand for registers between u and v. There must be another vertex vy (between u 
and v, with var(v,) # z and Color(vy) = Color(u). (If no such vy existed, we would simply reuse Color(u) 
for v.) Thus, we spill u to  hold vy, as shown in Figure 14. 
Let the notation X ~ \ X L  represent Xs on a definition and XL on a use of the specified vertex. Thus, 
t L \ s  G tL \ s .  The vertex weight of vy is w(vy) = t s \ t ~ .  The values for Tmem (the real load/store times), the 
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Figure 14: Run-time costs when a variable x is spilled between sites u and v .  
We note that the cases with errors only occur when there is relatively heavy register/memory usage, so 
that the relative error to the total T,,, is likely to be small. Thus JIColor(G)1) - ICmi, is rarely inaccurate 
and is a good approximation to T,,,. 
